## Process-induced Charging Device Damage by Low Accelerate Voltage Electron Beam Tool

Chien-Hung Lin<sup>1</sup>, Chun-Kuang Chen<sup>1</sup>, Tsai-Sheng Gau<sup>1</sup>, Z.C. Wu<sup>2</sup>, and T.I. Bao<sup>3</sup>

 Exploratory Nanopatterning Technology Dept, NPTD,
Backend Module Dep-2, Advanced Module Technology Division,
Exploratory Backend Module Dept, Advanced Module Technology Division, Taiwan Semiconductor Manufacturing Company, Ltd.
Li-Hsin Rd. 6, Hsinchu Science Park, Hsinchu, Taiwan 300-77, R.O.C.

Since the plasma process-induced charging damage (PID) was first reported in the 1980s<sup>1-3</sup>, there have been many efforts to understand the phenomena, and the process effects, such as the oxide thickness, etching/ashing process, pattern dependence, bulk/SOI wafer comparison, and methodologies to monitor the charging damage. Further researches of charging damage extended from etching and ashing processes to RF sputtering, ion implantation, high-density plasma chemical vapor deposition, and electron beam curing process for low-k dielectrics. However, comprehensive investigation on PID caused by low accelerate voltage (<10KV) electron beam lithographic tool has not been reported in the literature. Our research results indicate that the device gate current (I<sub>g</sub>) Wafer Acceptance Tests (WAT), shown in Figure-1, were impacted by 5KV electron beam treatment for curing low-k dielectric material. Further experiments with similar conditions were carried out at the metal-1/metal-2 photolithographic stages to investigate the PID issue. Monte Carlo simulation of electron penetration depth in photo-resist and low-k dielectric material reveals that a large number of secondary electrons would be collected by metal antenna and resulted in charging damage to device if the combination thickness of resist and dielectrics is less than 200nm. WAT results also suggest that utilize thin imaging layer on a thick electron-dissipating layer or the relatively complex tri-layer resist system can eliminate the PID.

<sup>1</sup> T. Wadanabe, Y. Yoshida, Solid State Technology, 263 (1984)

<sup>2</sup> K. Tsunokuni, K. Nojiri, S. Kuboshima, K. Hirobe, Extended Abstract of International Conference on Solid State Devices and Materials. p.195 (1987)

<sup>3</sup> F. Shone, K. Wu, J. Shaw, E. Hokelek, S. Mittal, A. Haranahalli, Symposium on VLSI Technology. p.73 (1989)



Figure 1. A WAT result shows e-beam curing process induced charging damage to the device.