

Self-Assembly of Individual Vertically Aligned Carbon Nanotubes

Amit Goyal, Sheng Liu, Zafar Iqbal, Reginald C. Farrow

New Jersey Institute of Technology, Newark NJ 07029

Linus A. Fetter

Bell Laboratories, Murray Hill, NJ 07974

Nanoscale electronic devices made from carbon nanotubes such as transistors¹ and sensors² have shown great results, however, challenges in integrating nanotubes at precise locations with predictable properties have thwarted their use in wafer scale fabrication. Conventional microelectronic devices consist of many metal levels³ which are not stable under high temperature CVD processing that is used to grow CNTs.⁴ In this study, we present a novel fabrication technique, at room temperature, for self-assembly of vertically aligned single walled carbon nanotubes which can be used as transistors, interconnects or biosensing probes. The deposition of single high-aspect-ratio particles such as carbon nanotubes may be done at the center of sub-100 nm windows in insulating thin films over metal using electrophoresis. A nanoscopic lens is formed when higher mobility ions in a suspension containing the particles charge the surface of the insulator and modify the electric field that draws the particles towards the metal at the base of the window. Once a single nanotube is deposited and makes electrical contact with the metal, under certain conditions, no more nanotubes will be deposited at the base of the window because of the electric field around the deposited nanotube. By changing the geometry of the window accurate control of the number and spacing of deposited nanotubes can be achieved. Observations are supported by the field emission scanning electron microscope images, micro-Raman spectroscopy and finite element analysis. This method provides a large degree of control over the deposition, firstly, by varying the solution consisting of purified semiconducting or metallic nanotubes and, secondly, by varying electric field and geometry of windows. Devices such as vertical field effect transistors and interconnected nanoprobe arrays may now be fabricated in the metal levels of CMOS integrated circuits (using current generation optical lithographic tools) to facilitate three-dimensional polyolithic circuit architectures.

-
1. H. Dai, A. Javey, E. Pop, D. Mann, W. Kim, and Y. Lu, *NANO* **1** (1), 1 (2006).
 2. N. Sinha, J. Ma and J. T. W. Yeow, *Journal of Nanoscience and Nanotechnology* **6**, 573, (2006).
 3. S. Wolf and R. N. Tauber, *Silicon processing for the VLSI Era: Process Technology*, 2nd ed. [Lattice Press, Sunset Beach, CA], 323-327 (2000).
 4. J. Robertson, *Materials Today* (Oxford, United Kingdom) **10** (1-2), 36, (2007).