

# Low Temperature limits for Nano-Graphoepitaxy of Semiconductors

Filip Crnogorac\*, Daniel Witte, R. F. W. Pease

*Department of Electrical Engineering, Stanford University, Stanford, CA 94305*

Key words: graphoepitaxy, crystallization, nanoimprint, heat flow

Early investigations of graphoepitaxy have shown that surface relief grating structures of 3-5 $\mu\text{m}$  pitch in amorphous substrates can define the crystallographic orientation of deposited silicon films<sup>1</sup>. The melting and recrystallization of these thin films has been performed using strip-heater ovens as well as by high power continuous wave (cw) lasers. In both of these methods, the substrate was temperature biased to a large fraction of the melting temperature allowing for a slow cooling rate, yielding large single crystal grains over 10 $\mu\text{m}$  in size.

The authors identified an opportunity to use such a process to control the orientation of device quality semiconductor islands on amorphous substrates as an upper layer of a three dimensional integrated circuit (3DIC)<sup>2</sup>. However, to avoid damage to the underlying device layers of a 3DIC during recrystallization, low temperature techniques such as laser transient heating were employed (pulsed frequency doubled Nd:YAG laser). In addition, a much smaller grating of 190nm pitch was fabricated in SiO<sub>2</sub> using nanoimprint lithography (NIL) in order to impart better orientation control.


Early experiments<sup>3</sup> indicated that we needed slower cooling of the crystallizing liquid semiconductor to allow larger single crystal domains (grains) with low defect density and a sharper template pattern.

Here we report on experiments addressing both issues. Current investigation uses a template of inverted pyramids (500nm) fabricated by orientation dependent etching (30% KOH at 80°C) to produce atomically sharp geometries. The crystalline substrate is masked by 12nm of thermally grown SiO<sub>2</sub> over which an amorphous silicon layer is deposited by LPCVD (60nm, 525°C). The structure is capped with 1.2 $\mu\text{m}$  of low temperature oxide (LTO, 400°C) and annealed using a single 100 $\mu\text{s}$  pulse of Nd:YAG laser ( $\lambda=532\text{nm}$ ). The long pulse duration not only melts the  $\alpha\text{-Si}$  film, but also artificially temperature biases the silicon substrate reducing the cooling rate. The resulting crystal grains are 200-400nm in size and seem to have agglomerated, lifting the LTO cap (Fig.1). The HRTEM images illustrate high crystalline quality and grain orientation matching that of the silicon substrate (Fig.2).


We conclude that due to geometry and heat flow considerations, there is a trade-off between the size and quality of recrystallized grains and the low substrate temperatures required for 3DIC fabrication.

---

\* Electronic address: [filip@stanford.edu](mailto:filip@stanford.edu)



**Figure 1.** TEM cross-section of the laser annealed structure. The light gray material covering the Si substrate is 12nm of thermal SiO<sub>2</sub>.



**Figure 2.** HRTEM cross-section of the recrystallized film showing high quality crystal grain with a single stacking fault. Inset: micro diffraction (CBED) pattern of the grain.

- [1] H. I. Smith, M. W. Geis, D.C. Flanders, *Appl. Phys. Lett.* **35**(1), p.71 (1979)
- [2] K. Banerjee et al., *Proc. IEEE* **89**, 602 (2001)
- [3] F. Crnogorac et al., *Microelectronic Engineering.* **84** (2006) p.891-894.