Novel lateral size reduction technique to fabricate sub-12 nm Si integrated circuits

F. Jain*, R. Velampati**, and F. Papadimitrakopoulos*** *Electrical and Computer Engineering, ***Chemistry and Institute of Materials Science; University of Connecticut, 371 Fairfield Road, Storrs, CT 06269-2157; fcj@engr.uconn.edu **Current address: Intel, Intel, Portland, OR.

While extensive research is currently being pursued for various next generation lithographic (NGL) techniques (*e.g.* Extreme Ultraviolet (EUV), Electron Beam and Focused Ion Beam, and Nano-imprinting), this paper presents a novel approach which reduces feature size beyond mask-determined dimensions and potentially provides \sim 1nm line edge roughness (LER). The methodology is generic and is applicable to any lithographic technique. It is specially suited in the formation of sub-12nm n-channels of FETs. The methodology involves: (a) forming a pattern (channel/gate) with a given lithographic method (e.g. EUV), (b) laterally reducing the p-region size by extending the adjacent n-type regions via rapid thermal annealing of ultra-shallow implants (forming the source and drain), and (c) site-specifically self-assembling of cladded SiO_x-Si or GeO_x-Ge quantum dots (2-6nm) which deposits only on p-doped regions. The small dot diameter ensures the desired LER.

<u>Reduced lateral size reduction via Ultra-low Energy (ULE) Implants, Rapid Thermal Anneal,</u> <u>and Site-Specific Self-assembly of SiO_x-Si nanoparticles:</u> In this approach, we start with relatively larger patterns (e.g. in SiO₂ layer on Si substrates) using a conventional lithographic method. This is followed by reduction of the lateral pattern size by a factor of 2-4 (with LER limited by the size of self-assembled nanoparticles). For example, we have achieved 30 nm x 30 nm patterns by reducing 60 nm x 60 nm patterns (pink squares in Fig. 1, which are created by employing E-Beam lithography) via a processing technique that creates SiO_x nanopatterns/nanomasks using site-specific self-assembly of SiO_x-on-Si nanoparticles in predetermined regions. Reduction of 30 nm features to sub-12 nm is in progress (in collaboration with ASML researchers).



Figure 2(a) shows schematically the reduction of starting 100 nm x100 nm patterns to 30 nm x 30 nm patterns by shallow n-implants and lateral diffusion during rapid thermal anneal (RTA). This is followed by site specific self-assembly on reduced p-regions [green squares in Fig. 2(b)]

after the SiO_2 layer is removed. The present approach reduces the channel length/Width in FETs below mask-features, thus permitting increasing the overall packing density.



<u>Sub-12nm FETs</u>: There has been a significant effort over the past decade to fabricate Si/SiGe scaled-down CMOSFETs with 12 nm SiGe [1] and double gate FinFETs [2]. Fabrication of integrated circuits using scaled down FETs requires significant improvements in lithography [3, 4], shallow implants, and site-specific self-assembly of SiO_x-Si nanoparticles [5]. Fig. 3 shows schematically an n-channel \sim 10 nm gate FET involving site-specific self-assembly and lateral size reduction methodology integrated with other processing steps.

<u>Acknowledgement:</u> The authors gratefully acknowledge the technical assistance of Robert Routh (ASML), Robert Illic and Daron Westly (Cornell University). This work is in part supported by ONR [N00014-06-1-0016 and N00014-08-1-0149] and NSF (ECS 0622068) grants.

Cited References:

[1]. A. Hokazono, et al., IEDM Tech. Digest, p. 639, December 2002.

[2]. Bin Yu et al., IEDM Tech. Digest, p. 251, December 2002.

[3]. Semiconductor Industry Association, *International Technology Roadmap for Semiconductors*, 2009 (SEMATECH International, Austin, TX).

[4]. K. Derbyshire, "The ancient technique of imprint lithography could make a mark on next-generation wafer patterning," in *Semiconductor Manufacturing*, pp. 19-26, July 2004.

[5]. F. Jain and F. Papdimitrakopoulos, "Site-specific self-assembly of SiO_x-Si nanocomposites", US Patent 7,368,370, 2008.