## Hybrid Lithography (E-beam/DUV) and Dedicated Etching Process for CMOS-compatible Monoelectronic Studies with Gates down to 12 nm

<u>S. Pauliac-Vaujour<sup>1</sup>, R. Wacquez<sup>1,2</sup></u>, C. Vizioz<sup>1</sup>, C. Comboroure<sup>1</sup> B. Prévitali<sup>1</sup>, N. Bove<sup>1</sup>, M. Vinet<sup>1</sup>, M. Pierre<sup>2</sup>, B. Roche<sup>2</sup>, X. Jehl<sup>2</sup>, M. Sanquer<sup>2</sup>, <sup>1</sup>CEA/LETI - Minatec, 17 Rue des Martyrs, F-38054 GRENOBLE Cedex 9, France <sup>2</sup>CEA-INAC, 17 Rue des Martyrs, F-38054 GRENOBLE Cedex 9, France e-mail : sebastien.pauliac@cea.fr, romain.wacquez@cea.fr

Within the last decades, transistor dimensions were shrunk to a few nanometres. For those dimensions by modulating the access resistance of the device, it has been demonstrated channel can acts as a silicon quantum dot coupled to the gate and resistive access as a tunnel barrier [1]. For the purpose of the European project AFSID (Atomic Functionalities in Silicon Devices) [2] it is required to build a platform enabling the study of both single dopant transport [3] and coupled dots in multi gate devices [4] (fig 3). Respectively ultra short dimension and aggressive pitch are needed for these two different studies. Taking advantage of the capabilities of the LETI clean-room, a SOI CMOS-compatible platform [5] has been designed for that purpose, with optimised lithographic and etching processes.

We aim to combine ultra short and narrow device with multi-gate device on the same wafer. This platform was highly complex to obtain with regard to the device dimensions (see Fig. 1, device width at 31 nm) – and innovative device architectures requiring sub 100 nm pitch (see Fig 2, and Fig 3 with a pitch equals to 90 nm). Furthermore, a very accurate alignment control of the different lithography layers (overlays under 30nm) was necessary, particularly between the active area and the gate patterning (Fig. 3). For this purpose, we used hybrid lithography (e-beam/DUV), via the use of chemically amplified resists (CAR) [6, 7]. The e-beam exposures were carried out on a Gaussian electron beam writer (Leica VB6-UHR from Vistec) operating at 100KeV, allowing to produce a spot size of about 4 nm. In order to reach all the devices on the same wafer we added datatypes and proximity effect corrections were tested.

If the active level was etched at 20 nm through a thin SOI film, gate level is more challenging due to topography, requiring "over-etch" process. Nevertheless 12 nm polysilicon gate has been etched with a 15 nm HTO (High Thermal Oxide) hard mask (fig 4). For that purpose, we use an Inductive Coupled Plasma (ICP) reactor from Applied Material has been used with HBr/Cl<sub>2</sub>/CF<sub>4</sub> chemistry for the Main Etch (ME) and HBr/He/O<sub>2</sub> for the overetch. The hard mask has been etched within the same sequence with CF<sub>4</sub> chemistry.

## Aknowledgements

The research leading to these results has received funding from the European Community's seventh Framework (FP7 FET Proactive NanoICT 2007/2013) under the Grant Agreement nr:214989. The samples subject of this publication have been designed and made by the AFSID ProjectPartners (www.afsid.eu).

- [1] Hofheinz et al APL.89, 143504, (2006).
- [2] <u>www.afsid.eu</u>
- [3] M. Pierre, R. Wacquez, X. Jehl, M. Sanquer, M. Vinet, O. Cueto, Nature Nanotechnology
- doi:10.1038/nnano.2009.373 Letter.
- [4] M. Pierre, R. Wacquez, B. Roche, X. Jehl, M. Sanquer et al, Appl. Phys. Lett. 95, 242107 (2009)
- [5] R.Wacquez, M.Sanquer, M.Vinet, X.Jehl, S.Pauliac-Vaujour et al., SSDM proc. pp 1082 (2008)
- [6] S. Pauliac, S. Landis, J. Foucher, J. Thiault, Microelectronic Engineering 83 (2006) 1761-1766
- [7] S. Pauliac-Vaujour et al., J. Vac. Sci. Technol. B, Vol. 25, Issue 6, pp. 2030-2033 (2007)



Fig 1: TEM analysis of a CMOS compatible SET (Single Electron Transistor) along the width. Active is 31 nm wide.



Fig 2 Single Electron Transistor (SET) with its detector. Space between lines is 45 nm.



Fig 3 : Multi Gate device after gate etching process. Pitch is 90 nm.



Fig 4: 12 nm poly-silicon gate.