

## Development of a 13 silicon suspended stacked nanowire architecture for gate-all-around (GAA) field effect transistors

S. Pauliac-Vaujour, P. Brianceau, C. Comboroure, J-M Hartmann, C. Arvet, A. Hubert, T. Ernst, M-E Faivre, N. Bove, P. Sixt  
CEA/LETI - Minatec, 17 Rue des Martyrs, F-38054 GRENOBLE Cedex 9,  
France, e-mail : [sebastien.pauliac@cea.fr](mailto:sebastien.pauliac@cea.fr)

Stacked nanowire architectures are well known for being potential solutions for sub-32nm nodes, thanks to their excellent electrostatic control [1-3]. During previous works, we have demonstrated that stacked nanowire metal oxide semiconductor field effect transistors (MOSFETs) with gate-all-around (GAA) or independent double gates ( $\Phi$ FET) composed of 4 silicon stacked nanowires could be easily achieved. Experiments yielded 18nm stacked nanowire MOSFETs with gate-all-around and for the first time [4-7], we succeeded in achieving sub-20nm  $\Phi$ FET devices. Electrical results were excellent ( $\Phi$ FET): for *n*MOS transistors,  $I_{ON}=6.5\text{mA}/\mu\text{m}$  and  $I_{OFF}=27\text{nA}/\mu\text{m}$  at an input tension  $V_{DD}=1.2\text{ V}$ ; for *p*MOS, these values are  $I_{ON}=3.3\text{mA}/\mu\text{m}$  and  $I_{OFF}=0.5\text{nA}/\mu\text{m}$  ( $V_{DD}=1.2\text{ V}$ ).

Now, we need to improve their current density per layout surface by increasing the number of stacked nanowires. Our challenge was to stack 13 silicon nanowires for the fabrication of GAA transistors. For this purpose, different integration difficulties were overcome especially in lithography and etching. In order to achieve 13 suspended nanowires, we need to pattern a  $1\mu\text{m}$  Si/SiGe multilayer stack via the use of a hybrid lithography (e-beam/DUV) and high selectivity etching processes [6, 7].

For succeeding to etch a  $1\mu\text{m}$  Si/SiGe multilayer stack, a high aspect ratio hybrid resist process was performed (Fig. 1), using the chemically amplified resist NEB22, an ASML stepper (wavelength: 248nm) and a Vistec100KeV vector beam [5-6]. Thanks to this thick resist, we were able to open a 300nm thick oxide hard mask (Fig. 1(D)) keeping the CD bottom of the oxide lines the same as the original lithography CD. Then, the oxide hard mask gave us the opportunity to reach more than  $1\mu\text{m}$  Si/SiGe multilayer stack (Fig. 2(A)) due to an excellent Si/SiGe selectivity to oxide. In order to complete the GAA transistor fabrication, we released silicon nanowires by isotropic etching of the SiGe and we added the gate stack (HfO<sub>2</sub>/TiN/PolySi) all around silicon nanowires (Fig. 2(B)).

- 
- [1] T. Ernst et al., IEDM Techn. Digest 2006, p.997
  - [2] A. Hubert, C. Dupré, T. Ernst, S. Pauliac et al., ECS Trans. 13, (1) 195 (2008)
  - [3] Y. X. Liu et al., IEEE Int. SOI Conf. 2005, p. 219
  - [4] C. Dupré et al., IEEE International Electron Devices Meeting IEDM 2008
  - [5] S. Pauliac-Vaujour et al., J. Vac. Sci. Technol. B26(6), p2583 Nov/Dec 2008
  - [6] S. Pauliac-Vaujour et al., J. Vac. Sci. Technol. B, (in press)
  - [7] S. Barnola et al, ECS Transactions, 16 (10) 923-934

**Resist patterns**




Fig. 1: SEM top view of resist patterns (A, B), cross sectional view of resist patterns (C) and oxide hard mask opening (D)




Fig. 2: Cross sectional SEM views of the Si/SiGe stack of 1 $\mu\text{m}$  (A), and of the gate all around transistor composed of 13 stacked nanowires (B)