

# Novel method for fabrication of Nanoscale Single-Electron transistors: Electron beam induced deposition of Pt and atomic layer deposition of tunnel barriers

*Hubert C. George, Tatyana A. Orlova<sup>†</sup>, Alexei O. Orlov, and Gregory L. Snider*  
*Department of Electrical Engineering,*  
*<sup>†</sup>Integrated Imaging facility*  
*University of Notre Dame, Notre Dame, Indiana 46556*  
*hgeorge@nd.edu*

We propose and demonstrate a novel method for fabricating metal-based single-electron transistors (SETs) that combines a nanoscale island produced by electron beam induced deposition (EBID) of metal with a tunnel barrier dielectric produced by atomic layer deposition (ALD). Electron beam induced deposition of materials was recognized as a promising method of nanofabrication capable of producing features down to a few nm in size. As deposited, EBID metals are intermixed with highly resistive amorphous carbon<sup>1</sup> resulting in an insulating state at low temperature. A post-deposition anneal in O<sub>2</sub> ambient increases the grain size of the metal and removes the majority of carbon residue, reducing the resistivity of the EBID nanostructures by several orders of magnitude<sup>2,3</sup>. Pt/C nanostructures were deposited in FEI Helios NanoLab 600 system using C<sub>9</sub>H<sub>16</sub>Pt gas as a precursor. Using a 2 minute anneal in O<sub>2</sub> ambient we achieved metallic behavior at low temperatures ( $R_{\square} < 0.5 \text{ k}\Omega/\square$ ). Figure 1 shows a micrograph of a test line after anneal.

In a SET the EBID metal island must be separated from source and drain wires by tunnel barriers. The ALD technique opens up a way to produce high quality tunnel barriers with atomic precision and significantly reduce the number of charge defects causing random background charge fluctuations in SETs. The optimal thickness of the tunnel barrier (12 ALD growth cycles) was experimentally determined to obtain a junction resistance  $\sim 1 \text{ M}\Omega$ .

Circular-shaped islands, 50 to 100 nm in diameter, were formed using EBID between the source and drain wires that were coated with ALD film of Al<sub>2</sub>O<sub>3</sub> (Fig. 2). Devices were tested at low temperature and show characteristic features of Coulomb blockade (Fig. 3) that are consistent with the obtained overlaps between the wires and the island. We need to note that the value of charging energy will be significantly increased by optimizing these overlaps.

Unlike a previously reported observation of single-electron transistors using EBID<sup>4-6</sup>, our fabrication method offers tight control of the crucial element of the SET fabrication, the nanoscale tunnel junctions. This opens a path to a fabrication method to produce SETs with the desired island geometry, possibly in a form of 3D structures (e.g. bridges). However one fabrication obstacle has to be resolved: the deposition of conductive “halo” visible in Figure 1 and 2, surrounding the EBID materials greatly reduces coupling to the gate and acts as “shielding media” capable of random charging. We are currently investigating methods of resolving this issue.

<sup>1</sup> A. Botman, J. J. L. Mulders, and C. W. Hagen, *Nanotechnology* **20** (2009).

<sup>2</sup> L. Rotkina, S. Oh, J. N. Eckstein, and S. V. Rotkin, *Phys. Rev. B* **72**, 233407-1 (2005).

<sup>3</sup> S. Frabboni, G. C. Gazzadi, and A. Spessot, *Physica E* **37**, 265-9 (2007).

<sup>4</sup> P. S. K. Karre, P. L. Bergstrom, G. Mallick, and S. P. Karna, *Journal of Appl. Phys.* **102**, 024316-1 (2007).

<sup>5</sup> Y. Tsukatani, N. Yamasaki, K. Murakami, F. Wakaya, and M. Takai, *Jpn. J. Appl. Phys., Part 1* **44**, 5683-6 (2005).

<sup>6</sup> L. Rotkina, J. F. Lin, and J. P. Bird, *Applied Physics Letters* **83**, 4426-4428 (2003).




Figure 1. Micrograph of Pt/C test “lines” deposited on top of thin (5 nm/20 nm) wires (Ti/Pt) patterned by e-beam lithography and metal deposition to form source and drain electrodes for both test structures, lines and SETs. Oxidized Si wafers are used as substrates




Figure 2. SEM micrograph of the SET device. The island is deposited on top of ALD dielectric. “Halo” composed of residual metal particles is clearly visible





Figure 3. (a)  $I_{ds}$ - $V_{ds}$  characteristics of the SET #1 with Coulomb blockade lifted (dashed line), and in full blockade (solid line). The charging energy,  $E_C \approx 0.5$  meV.  $T=0.3$ K (b) Coulomb blockade oscillations in SET #2 at 0.3K. Three successive scans are shown