

# Prototype Active-Matrix Nanocrystalline Silicon Electron Emitter Array for Massively Parallel Direct-Write Electron Beam Lithography

N. Ikegami<sup>1</sup>, T. Yoshida<sup>2</sup>, A. Kojima<sup>3</sup>, H. Ohya<sup>3</sup>, N. Koshida<sup>1</sup> and M. Esashi<sup>2</sup>

<sup>1</sup>*Tokyo Univ. of Agri. & Tech., 2-24-16 Naka-cho, Koganei-shi, Tokyo 184-8588, Japan  
nikegami@cc.tuat.ac.jp*

<sup>2</sup>*Tohoku Univ., 6-6-01 Aoba, Aramaki-za, Aobaku, Sendai-shi, Miyagi 980-8579, Japan*

<sup>3</sup>*Crestec Corp., 1-9-2 Owada Hachioji-shi, Tokyo 192-0045, Japan*

This paper presents our latest achievements on the prototype active-matrix electron emitter array for high-speed massively parallel direct-write electron-beam (e-beam) lithography. The whole system embodies an array of microcolumns, each having an electron emitter array integrated with a MEMS condenser lens array in combination with microminiaturized electron optical elements for projecting a reduced image (1/100) of focused e-beams (see Fig.1).<sup>1</sup> The electron source is a nanocrystalline Si (nc-Si) ballistic emitter in which a 1:1 projection of the e-beam can resolve patterns 30 nm wide.<sup>2</sup> A structure of arrayed dot patterns of the nc-Si emitter is integrated with an active-matrix driving LSI.

The device structure is schematically illustrated in Fig.2 (a). The electron-emitting part of the device consists of an array of nc-Si dots fabricated on a Si substrate and via-first-processed Through Silicon Via (TSV) plugs of poly-Si connected to the dots from the back of the substrate. The device consists of an aligned joint of poly-Si plugs with driving pads on the active-matrix LSI. Figure 2 (b) shows a corresponding photographic image of the electron emitter array integrated with a 1<sup>st</sup>-prototype active-matrix LSI<sup>1</sup>, having a 100×100 bit cell array with a 100-μm pixel pitch. The unit was designed to be able to simultaneously drive all the pixels of the nc-Si electron emitter array in accordance with a bitmap image preliminarily stored in a built-in memory. Next design of the LSI is currently under prototyping, in which each of the driving voltages in the picture cells can be controlled so that the aberration can be compensated on the projected image. Figure 3 shows cross sectional SEM images of the fabricated structure array, consisting of a 200×200 dots pattern of nc-Si emitters with a 50-μm pixel pitch. The pitch of the backside poly-Si electrode was adjusted during the patterning process to the same pixel pitch of the driving LSI, i.e., 100μm, so as to properly form an aligned joint with each other. Each of the columnar poly-Si top surfaces could be selectively anodized with a Si<sub>3</sub>N<sub>4</sub> mask in a HF solution by galvanostatically applying an anodic current via the TSV plugs from the back of the substrate. This process successfully promoted preferential local dissolution at the poly-Si grain boundaries and resulted in structured nc-Si. Electron emissions from this structure array worked as intended (see Fig.4), indicating that the designed function of switching on and off the beamlets is properly performed by changing the CMOS-compatible voltage.

## References

<sup>1</sup> N. Ikegami et al.: J. Micro/Nanolith. MEMS MOEMS **11**(3), 031406 (Jul–Sep 2012) (2012).

<sup>2</sup> A. Kojima et al.: J. Vac. Sci. Technol. **B** 26(6), 2064 (2008).




Fig.1: Configuration of the miniaturized column having an active-matrix nc-Si electron emitter array in combination with microminiaturized electron optical elements.




Fig.2: (a) Schematic illustration of the structure of active-matrix nc-Si electron emitter array integrated with a driving LSI, (b) corresponding photographic image of the prototype.




Fig.3: Cross sectional SEM images of the array of nc-Si electron emitter.




Fig.4: Characteristics of diode current density  $J_{PS}$  and corresponding emission current density  $J_e$  vs. applied voltage  $V_{PS}$ .