

# Fabrication of p-type Silicon Nanowires for 3D FETs Using Focused Ion Beam

M.V. Puydinger dos Santos<sup>1,2,\*</sup>, J. A. Diniz<sup>1,2</sup>, J. Godoy Fo<sup>1</sup>.

<sup>1</sup>Center for Semiconductor Components, University of Campinas  
P. O. Box 6061, 13083-870 Campinas-SP, Brazil

<sup>2</sup>School of Electrical and Computer Engineering, University of Campinas  
P. O. Box 6101, 13083-970 Campinas-SP, Brazil

\* [puyding@ifi.unicamp.br](mailto:puyding@ifi.unicamp.br)

Focused Ion Beam (FIB) system have been used for sub-32 nm and 3D devices, such as FinFETs and Si nanowire (<sup>1, 2</sup>). FIB system allows Si substrate milling to achieve dimensions smaller than sub-10 nm of nanochannel diameter (<sup>2</sup>). Furthermore, FIB system provides the depositions of Pt, Au, W electrodes and SiO<sub>2</sub> dielectric. In this context, in this work, FEI Nova 200 NanoLab FIB system (Figure 1) was used for local Gallium doping and Silicon nanowire (SiNW) fabrication on SOI wafer for 3D FETs.

First of all, SOI wafers were cleaned with a standard RCA method. Then, a conventional furnace with O<sub>2</sub> + H<sub>2</sub>O ambient at 1000 °C for 180 minutes was used to oxidize the silicon layer (340 nm) on buried oxide (400 nm) of SOI wafers. Thus, a thinner silicon layer of 15 nm was obtained (Figure 1(a)) after the BHF wet etching of silicon oxide grown on SOI wafer. Optical lithography and RIE plasma were carried out to define the Si active region, where it will be fabricated the 3D devices (Figure 1(b)). To get a p+ type SiNW, Ga<sup>+</sup> local implantation (beam energy of 10 keV and dose of 1x10<sup>14</sup> cm<sup>-2</sup>) on active region using FIB was used. Rapid Thermal Annealing (RTA) was carried out at 1000 °C during 60 seconds in nitrogen environment for Ga dopant activation. Figures 1(c) and 1(d) present the p+ Si NW definition on SOI substrates using Ga<sup>+</sup> FIB (energy of 30 keV and ion current of 50 pA) thinning of active region width of 45 μm to 35 nm, resulting in a Si NW with these dimensions: width of 35 nm, length of 6 μm and thickness of 15 nm. EDS measurements of p+ Si NW were carried out before and after RTA process and are shown in Figure 1 (h). Before RTA, Si, O and Ga elements on SiNW were detected, due to the Si milling using Ga<sup>+</sup> ion beam to define the SiNW and local implantation to get p+ region. After RTA, however, no signal of Ga element was detected, only Si and O elements, which confirms that Ga dopant has become electrically active in crystalline net of silicon. It is important to notice that O element detection is from the BOX of SOI wafer. After RTA, Pt deposition using FIB was carried out to form the source/drain electrodes, which is also shown in Figure 3. Thus, using the back side of wafer as back gate electrode, we have a pseudo MOS (Figures 1(f) and 1(g)) (<sup>3</sup>). Figure 2 presents drain-source current (I<sub>DS</sub>) versus drain-source voltage (V<sub>DS</sub>), for different values of back gate voltage (V<sub>GS</sub>), and also presents I<sub>DS</sub> versus V<sub>GS</sub>, for different values of V<sub>DS</sub>. Both curves show very similar behavior to the SiNW transistors that was presented in reference 2, indicating that our process for device prototype fabrication based on Ga local implantation, Si NW definition and Pt deposition using FIB can be used to get 3D transistors, such as FinFETs and junctionless.

---

<sup>1</sup> J.Miyoshi, L.P.B. Lima, J.A. Diniz, F.A. Cavarsan, I. Doi, J. Godoy Filho, A.R. Silva, *Microele. Eng.*, **92**, pp. 140-144 (2012).

<sup>2</sup> V. Pott, A.M. Ionescu, *Microele. Eng.*, **83**, pp. 1718-1720 (2006).

<sup>3</sup> Cristoloveanu, S., Munteanu, D. ; Liu, M.S.T., *IEEE Transactions on Electron Devices*, **47**, issue 5, pp. 1018-1027, 2000.




Figure 1: Between (a) and (g): Process steps of pseudo MOS fabrication; and in (h): EDS spectra of SiNW.




Figure 2: a)  $I_{DS} \times V_{DS}$  and b)  $I_{DS} \times V_{GS}$  curves for Pseudo-MOS.