## Focused Ion Beam milling for Si nanowire and Junctionless transistor prototype

L.P.B. Lima<sup>1,2</sup>, M.V. Puydinger dos Santos<sup>1</sup>, J. Godoy Filho<sup>1</sup>, H. F. W. Dekkers<sup>3</sup>, S. De Gendt<sup>2,3</sup>, J. A. Diniz<sup>1</sup>

<sup>1</sup>School of Electrical Engineering, University of Campinas, 13083-970 Campinas, Brazil

<sup>2</sup>Chemistry Department, KULeuven, Leuven, Belgium

<sup>3</sup>Imec, Kapeldreef 75, 3000 Leuven, Belgium

*lucas@ccs.unicamp.br* 

Recently, Focused Ion Beam (FIB) system has been used in transmission electron microscopy (TEM) and also for micro and nanofabrication, as application in circuit editing and prototype nanomachining.<sup>1</sup> One advantage of using FIB system is that it does not require lithography for milling (for example, Si milling) and has nanometric resolution. Also, some surface damage or ion incorporation on substrate surface can occur due to gallium (Ga<sup>+</sup>) FIB milling which leads into changes on substrate optical and electrical properties.<sup>2</sup> However, this effect is desirable in some cases and FIB system can be also used for ion implantation.<sup>3,4</sup> In addition, FIB system can deposit metallic and dielectric layers, such as platinum (Pt) and silicon dioxide (SiO<sub>2</sub>), respectively. In this context, nMOS Junctionless (JL) devices were fabricated on silicon-oninsulator (SOI) substrates using Ga<sup>+</sup> FIB for Si milling and depositions of SiO<sub>2</sub> (gate dielectric) and Pt layers (as gate, drain and source electrodes) of JL transistor. JL devices have gained much attention of microelectronics industry, because it is compatible with CMOS technology and can be useful for 3D devices.<sup>3,5</sup> Also, these devices present low leakage current, good subthreshold slope, and, at high temperature, present high mobility and little diffusion of impurities.<sup>5</sup> In this work, two methods to fabricate the JL devices were used. The first method is to use FIB system for milling the Si substrate and define SiNW. For the second method Reactive Ion Etching (RIE) and FIB system were used to define the MESA structure and SiNW, respectively, in order to minimize the Ga<sup>+</sup> ion incorporation on SiNW surface. The samples with only FIB system were called JLFIB (Figure 2a) and samples with RIE plasma etch and FIB system were called JLRFIB (Figure 2b). The SOI samples were doped with phosphorus, dose 10<sup>19</sup> cm<sup>-3</sup> and energy of 30 KeV, using ion implantation system, and Rapid Thermal Annealing (RTA) was used to anneal the samples after ion implantation procedure. The SiNW were obtained using Ga<sup>+</sup> FIB milling, defining the gate, drain and source regions of JL transistors (Figure 1a). The SiNW widths were around 100 nm and 50 nm, while the length was about 4 um. In addition, two different SiNW heights were used, around 50 nm and 15 nm, in order to achieve better control of JL channel. The 10-nm-thick  $SiO_2$  (used as gate dielectric) and 200nm-thick Pt (used as gate, drain and source electrodes) were deposited by FIB system. Energy Dispersive X-Ray Spectroscopy (EDS) measurements were carried out to confirm the surface composition of SiNW (Figure 1b), SiO<sub>2</sub> gate dielectric deposition (Figure 1c) and Pt electrodes deposition (Figure 2c). EDS measurements show Ga incorporation on SiNW surface due Ga<sup>+</sup> FIB milling process. Drain-source current (I<sub>d</sub>) x drain-source voltage (V<sub>ds</sub>) measurements of JLFIB (Figure 3a) and JLRFIB (Figure 3b) devices were carried out, and indicate that the devices are working like a gated resistor or JL device. The extracted values for sub threshold slope (SS), shown in Figure 3c, are lower than 100 mV/decade and were obtained for different bias from bulk polarization (V<sub>bulk</sub>). Finally, our fabrication method using FIB process steps (Si milling, SiO<sub>2</sub> and Pt depositions) can be used to obtain nanowire based devices, such as JL transistors.

K.A. Unocic, M.J. Mills, G.S. Daehn, J. of Micros., 240, 227 (2010).

<sup>&</sup>lt;sup>2</sup> H.X. Qian, W. Zhou, J. Miao, L.E.N. Lim, X.R. Zeng, J. Micromech. Microeng., 18, 35003 (2008).

<sup>&</sup>lt;sup>3</sup> M.V. Puydinger dos Santos, L.P.B. Lima, J.A. Diniz, J. Godoy Filho, J. Vac. Sci. Technol. B, 31, 06FA01 (2013).

<sup>&</sup>lt;sup>4</sup> D. Cooper, R. Truche, A.C.T. Harrison, R.E.D. Borkowski, P.A. Midgley, J. of Micros., 233, 102 (2009).

<sup>&</sup>lt;sup>5</sup> J.P. Colinge, I. Ferain, A. Kranti, C.W. Lee, N.D. Akhavan, P. Razavi, R. Yan, R. Yu, Sci. Adv. Mat., 3, 477 (2011).



*Figure 1:* a) SiNW with gate SiO<sub>2</sub> deposited. EDS measurements of b) SiNW, c) gate SiO<sub>2</sub> deposited by FIB system and d) burried SiO<sub>2</sub> of SOI waffers.



*Figure 2:* a) Final JLFIB device. b) Final JLRFIB device. c) EDS measurements of Pt electrode deposited by FIB system.



Figure 3:  $I_d \ge V_{ds}$  measurements of a) JLFIB; b) JLRFIB. c)  $I_d \ge V_{gs}$  measurements of JLRFIB.