

# Roughness mitigation techniques for electron beam lithography

J. Jussot <sup>(1)</sup>, E. Pargon <sup>(2)</sup>, B. Icard <sup>(3)</sup>, J. Bustos <sup>(4)</sup>, L. Pain <sup>(3)</sup>

(1) Université Joseph Fourier - BP 53, 38041 Grenoble Cedex 9, France

(2) CNRS - LTM, 17 rue des martyrs, F-38054 GRENOBLE Cedex 9, France

(3) CEA - LETI, MINATEC, 17 rue des martyrs, F-38054 GRENOBLE Cedex 9, France

(4) STMicroelectronics, 850 rue Jean Monnet, 38920 Crolles France

Email: [julien.jussot@cea.fr](mailto:julien.jussot@cea.fr)

**Keywords:** electron beam lithography, line width roughness (LWR), writing strategies, post-litho processes, roughness spectral analysis, plasma etching

Preferred presentation mode: ORAL PRESENTATION

## ABSTRACT

With the constant down-scaling of features in the semiconductor industry, Line Width Roughness (LWR) is considered as the factor limiting the miniaturization. In recent years, several papers showed the importance of LWR reduction in order to meet the ITRS<sup>[a]</sup> requirements for the sub-22nm technological node (sub-2nm LWR). This topic is well documented for Extreme Ultra Violet (EUV) lithography, which is currently the most mature next-generation lithography (NGL) technique. In this article, we assess the capability of ebeam/multibeam lithography, which remains a serious competitor for NGL, to print 32 nm half-pitch line and space resist patterns with the lowest LWR. We propose several strategies including writing strategies and introduction of underlayers, to reduce resist pattern LWR. We also investigate the effect of post-lithography treatments to mitigate the resist LWR. Finally, the transfer of the reduced resist pattern LWR is evaluated during the subsequent plasma etching processes involved in the gate stack patterning.

All the exposures of this study are made with a Vistec shaped-beam tool SB3054DW with an acceleration voltage of 50kV. The resist used is the current reference resist (positive CAR) designed for the 5kV multi-beam lithography Mapper prototype equipment (Asterix). The plasma etching transfer into the gate stack is performed in a DPS II Centura 300 inductively coupled plasma etch tool from Applied Materials. The final objective is to transfer the complete protocol developed on 50kV exposures to 5kV multi-beam exposures. All the LWR measurements are made with a Hitachi CDSEM HCG4000 and a power spectrum density fitting method is used to obtain unbiased values of LWR<sup>[b]</sup> as well as spectral information on the LWR.

The experimental results show the effectiveness of writing strategy using biased patterns to decrease the resist pattern LWR (cf. Fig.1). Various post-lithography processes (such as thermal processing, plasma treatments, and in-track surfactant rinse) already developed for 193-nm methacrylate based photoresists<sup>[c]</sup> were tested on the ebeam resist used in this study (cf. Fig.2). Surprisingly, plasma treatments such as HBr or H<sub>2</sub> plasmas that were very efficient to decrease 193nm PR pattern LWR<sup>[d],[e]</sup> have no significant impact on this ebeam resist. In our case, thermal processing is the most promising post lithography treatment with a 20% LWR decrease. Other post-lithography treatments combining several strategies together are under investigation to push further the limit of ebeam resist LWR mitigation.

[a] [www.itrs.net](http://www.itrs.net)

[b] L. Azarnouche et al. *J. Appl. Phys.* 111, 084318. (2012).

[c] A. Vaglio Pret et al. *J. Micro/Nanolith. MEMS MOEMS.* 9(4), 041203 (March 31, 2010) July 13, 2010 July 21, 2010 December 13, 2010).

[d] E. Pargon et al. *Plasma Processes Polym.*, 8: 1184–1195. (2011).

[e] Proc. SPIE 8328, *Advanced Etch Technology for Nanopatterning*, 83280L (March 29, 2012).




Fig. 1: Effect of biased designs on resist LWR (exposure area is reduced by 25%, 50% and 75% respectively for biases -25%, -50% and -75%)




Fig. 2: Effect of post-litho treatments on resist LWR