

Electrical Yield Verification of Half Pitch 15 nm Patterns using Directed Self-assembly of PS-*b*-PMMA

T. Azuma, Y. Seino, H. Sato, Y. Kasahara, K. Kobayashi, H. Kubota, H. Kanai,
K. Kodera, N. Kihara, Y. Kawamonzen, S. Nomura, K. Miyagi, S. Minegishi,
T. Tobana and M. Shiraishi

*DSA Research Department,
EUVL Infrastructure Development Center, Inc. (EIDEC),
Tsukuba, Ibaraki, 305-8569, Japan
tsukasa.azuma@eidec.co.jp*

Directed self-assembly (DSA) lithography has been expected to become one of the most promising next generation lithography candidates for half pitch (HP) sub-15 nm patterning. There have ever been reported several HP sub-15nm patterning processes with polystyrene-*block*-poly(methyl methacrylate) (PS-*b*-PMMA) lamellar block copolymer (BCP) such as lift-off flow¹, LiNe flow² and SMARTTM flow³. We have also proposed a novel HP sub-15 nm patterning process with low cost of ownership (COO), “coordinated line epitaxy (COOL) process”, which requires neither special pinning guide materials to control surface free energy nor resist strip process after guide line pattern fabrication^{4,5}.

In order to carry out our process verification across 300 mm wafer for practical semiconductor device manufacturing, we demonstrated an electrical open and short yield test using the "COOL process" for HP 15 nm patterning with PS-*b*-PMMA, as shown in Fig. 1. The electrical open and short yield test could reveal our process viability from the perspective of total practical performance including critical dimension (CD) control, defect control, positioning error, line edge roughness (LER), line width roughness (LWR), and process window in pattern transfer process.

A part of this work was funded by the New Energy and Industrial Technology Development Organization (NEDO) in Japan under the EIDEC project.

¹ J. Cheng, D. Sanders, H. Truong, S. Harrer, A. Friz, S. Holmes, M. Colburn, W. Hinsberg, ACS Nano. 4(8), 4815-4823 (2010).

² R. Gronheid, Y. Lee, Y. Cao, Y. Her, L. D’Urzo, D. Heuvel, P. Delgadillo, A. Romo-Negreira, M. Somervell, R. Harukawa, V. Nagaswami, Proc. SPIE, 9049-4 (2014).

³ J. Kim, J. Wan, S. Miyazaki, Y. Cao, Y. Her, H. Wu, K. Kurosawa, G. Lin, J. Photopol. Sci. Technol., 26(5), 573-579 (2013).

⁴ Y. Seino, Y. Kasahara, H. Sato, K. Kobayashi, K. Miyagi, S. Minegishi, K. Kodera, H. Kanai, T. Tobana, N. Kihara, T. Fujiwara, N. Hirayanagi, Y. Kawamonzen and T. Azuma, 40th Micro and Nano Engineering, B2L-A, 8076 (2014).

⁵ Y. Seino, Y. Kasahara, H. Sato, H. Kanai, K. Kobayashi, S. Minegishi, K. Miyagi, N. Kihara, K. Kodera, T. Tobana, N. Hirayanagi, T. Fujiwara, Y. Kawamonzen and T. Azuma, 27th International Microprocesses and Nanotechnology Conference, 7A-9-1 (2014).




Figure 1. Electrical open and short yield test using "COOL process" for HP 15 nm patterning with PS-*b*-PMMA across 300 mm wafer.