Invited: Pattern-generation and pattern-transfer for sub-10nm devices

<u>Ivo W. Rangelow</u>^a, Marcus Kaestner^a, Yana Krivoshapkina^a, Ahmad Ahmad^a, Tihomir Angelov^a, Tzvetan Ivanov^a, Steve Lenk^a, Claudia Lenk^a, Burkhard Volland^a, Elshad Gulyiev^a Ivaylo Atanasov^a, Alexander Reum^{a,b}, Valentyn Ishchuk^a, Zahid Durrani^d, Mervyn Jones^d, Deirdre L. Olynick^b, Daniel Staaks^{a,b}, Stefano Dallorto ^{a,b}, Mathias Holz ^{a,c}, Nikolay Nikolov^e,

^aDepartment of Micro- and Nanoelectronic Systems (MNES), Institute of Micro and Nanoelectronics, Ilmenau University of Technology, Gustav-Kirchhoff-Str.1, 98693 Ilmenau, Germany
^bMolecular Foundry, Lawrence Berkeley National Laboratory, 1 Cyclotron Road, Berkeley, CA 94720, USA
^cNano Analytik GmbH, Ehrenbergstraße 11, 98693 Ilmenau, Germany
^dImperial College London, London SW7 2AZ, United Kingdom
^eMikrosistemi Itd., 9010-Varna, Bulgaria
e-mail: ivo.rangelow@tu-ilmenau.de

Keywords: Cryogenic Plasma Etching, Scanning Probe Lithography (SPL), Nanofabrication, Beyond CMOS Device Manufacturing

The manufacturing of new sub-10nm electronic and optical devices requires the establishment of two fundamental technologies: lithography and pattern transfer. Herein, we show that novel future device concepts benefit from a closed-loop optimization between pattern-generation and pattern-transfer as opposed to serial optimization. Particularly this way, the demands of ever shrinking feature sizes, which include together line edge roughness, pattern alignment and process control can be fulfilled.

Today, high resolution lithographic techniques are typically linked with high capital investment in equipment. As a result, fast prototyping of novel devices is restricted. Here, we present a relatively low cost, fast prototyping lithography, Scanning Probe Lithography (SPL) [1] based on Fowler-Nordheim (FN) electron emission from a scanning proximal probe-tip [2]. This is combined with pattern transfer techniques, including the crucial contribution of cryogenic etching for pattern transfer [3]. The patterning tests are carried out in calixarene molecular glass resist 5 to 20 nm thick [4] by using a table–top SPL technology platform [5]. We have demonstrated the application of a step-and-repeat SPL method including optical as well as atomic force microscopy-based navigation and overlay-alignment. A mix-and-match approach is used to enhance throughput capabilities [6]. The closed-loop lithography scheme is applied to sequentially write positive and negative tone features. Due to the integrated unique combination of read–write SPL-cycling, each lithographic feature is aligned using AFM-methods with the highest positioning accuracy. In addition, each feature is AFM-inspected with the same tip after the writing. Routinely we can create a pattern in a step-by–step mode. Finally, we have demonstrated the patterning over larger areas and the practical applicability of the SPL processes for lithography down to 13-nm pitch patterns.

Pattern-transfer into silicon is a crucial technology in the modern manufacturing of integrated circuits (ICs) and microelectromechanical systems (MEMS) [7]. The process is in large part responsible for the continuous miniaturization of semiconductor devices, allowing the continuation of Moore's law, and for the shrinkage of MEMS devices to nano electromechanical systems (NEMS). The plasma based pattern transfer process is well established for moderate aspect ratios and linewidths down to 25nm and for HAR in the 50-100 nm regime. However, as feature sizes shrink, approaching 5nm regime for 'Beyond CMOS' devices, feature size and profile shapes must be controlled with tolerances approaching single nanometer dimensions [8, 9].

In this presentation, we will discuss silicon cryo-etching as an alternative approach to control feature profiles at the nanometer scale. We present pattern transfer of SPL lithography generated in sub-20nm thin calixarene nano-features and user simulations [10] of cryo-etching to understand the processes.



Fig.1: Combination of closed loop scanning probe lithography with cryogenic etching as a subsequent pattern transfer step employed for rapid prototyping of beyond CMOS device.

Acknowledgement:

The research leading to these results has received funding from the European Union's Seventh Framework Programme FP7/2007-2013 under Grant Agreement No. 318804 (Single Nanometer Manufacturing for beyond CMOS devices - SNM). Stefano Dallorto was also supported by Oxford Instruments. Daniel Staaks was supported by Seagate Technologies. D.O. and work at the Molecular Foundry was supported by the Office of Science, Office of Basic Energy Sciences, of the U.S. Department of Energy under Contract No. DE-AC02-05CH11231.

References

- Ivo W. Rangelow. et al., "Nanoprobe maskless lithography" SPIE Volume 7637: Alternative Lithographic Technologies II 2010
- [2] I.W. Rangelow, et al. "Fabrication of piezoresistive sensed AFM cantilever probe with integrated tip" SPIE Vol. 2879, Micromachining & Microfabrication Conference, Austin, Texas, USA, 14-15; Oct. (1996) pp. 56-65
- [3] I.W. Rangelow and Hans Loeschner "Reactive ion etching for microelectrical mechanical system fabrication" J. Vac. Sci. Technol. B 13, 2394 (1995); http://dx.doi.org/10.1116/1.588007
- [4] Kaestner, M., Rangelow, I. W., "Scanning Probe Lithography on Calixarene", Microelectron. Eng. 97, 96-99 (2012).
- [5] Kaestner, M., Rangelow, I. W., "Scanning proximal probe lithography for sub-10 nm resolution on calix[4]resorcinarene", J. Vac. Sci. Technol. B 29, 06FD02 (2011).
- [6] Kaestner, M., Hofer, M., Rangelow, I. W., "Nanolithography by scanning probes on calixarene molecular glass resist using mix-and-match lithography", J. Micro/Nanolith. MEMS MOEMS 12(3), 031111 (2013).
- [7] Durrani, Z. et al., "Scanning probe lithography approach for beyond CMOS devices," Proc. SPIE 8680, 868017 (2013).
- [8] Kaestner, M. et al., "Scanning probes in nanostructure fabrication," J. Vac. Sci. Technol. B 32, 06F101 (2014).
- [9] Kaestner, M. et al., "Advanced electric-field scanning probe lithography on molecular resist using active cantilever," J. Micro/Nanolith. MEMS MOEMS 14(3), 031202 (2015).

[10] Valentyn Ishchuk, Deirdre L. Olynick, Zuwei Liu, Ivo W. Rangelow, "Profile simulation model for sub-50 nm cryogenic etching of silicon using SF6/O2 inductively coupled plasma", J. Appl. Phys. 118, 053302 (2015); doi: 10.1063/1.4927731