

# Electron Spin Resonance Characterization of Damage and Recovery of Si/SiO<sub>2</sub> Interfaces from Electron Beam Lithography

J.-S. Kim, A. Tyryshkin, S.A. Lyon

Department of Electrical Engineering, Princeton University, Princeton, NJ 08544  
[Jk3@princeton.edu](mailto:Jk3@princeton.edu)

Confined electrons and donors in silicon are promising avenues for the realization of a quantum processor. Silicon has a naturally low percentage of nuclear spin isotopes along with a small spin orbit coupling and as such has demonstrated the longest electron spin coherence times in solid-state systems<sup>1</sup>. Quantum devices in silicon, such as single electron transistors<sup>2</sup>, quantum dots<sup>3</sup>, and quantum point contacts<sup>4</sup>, all rely on nanoscale electrostatic gates that must be fabricated using electron beam lithography (EBL). However, high-energy electrons and photons from the EBL process create shallow traps and other defects at the Si/SiO<sub>2</sub> interface, inhibiting the control of electron populations. In fabricating these devices, it is essential to quantify the damage caused by EBL and to optimize processing parameters to reduce this damage.

Two common methods of reducing defects at the Si/SiO<sub>2</sub> interface are high temperature (~900C) and forming gas (~400C) anneals. We studied the effect of these anneals on the reduction of shallow traps (2-4meV in depth) created by EBL by fabricating two sets of large area (~1cm<sup>2</sup>) MOSFETs and characterizing them with transport and electron spin resonance (ESR) measurements<sup>5</sup>. Both sets of MOSFETs were fabricated from the same commercially grown gate stack (30nm dry thermal oxide, 200nm amorphous silicon) and were implanted with arsenic (35keV, 5\*10<sup>15</sup> cm<sup>-2</sup>) to dope the gate and form contacts. The MOSFETs were then etched in a fluorine-based plasma and were annealed at high temperature (900C, 1 hour, N<sub>2</sub> ambient). At this stage, the process was split and one set of MOSFETs was treated with a typical EBL exposure (10kV, 40μC cm<sup>-2</sup>) while the other remained unexposed. The EBL exposed sample was then re-annealed at high temperature. Both samples then had aluminum contacts thermally deposited and received a forming gas anneal (25min, 435C).

Our transport data show that these anneals recover the EBL exposed low temperature (4.2K) peak mobility to 85% of the unexposed sample's peak mobility of 8,100 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>. Additionally, our ESR data indicate that these anneals completely reduce the density of shallow traps between 2-4 meV of the EBL exposed sample to the same density as the unexposed sample (2\*10<sup>10</sup> cm<sup>-2</sup> meV<sup>-1</sup>). In conclusion, we quantitatively demonstrate the efficacy of high temperature and forming gas anneals on reducing shallow traps formed at the Si/SiO<sub>2</sub> interface by EBL.

1. Tyryshkin, A. *et al. Nat. Mater.* **11**, 143-147 (2012).
2. Morello, A., *et al. Nature* **467**, 687 (2010).
3. Xiao, M., House, M. G., and Jiang, H. W. *Phys. Rev. Lett.* **104**, 096801 (2010).
4. Nordberg, E. P., *et al. Phys. Rev. B* **73**, 115331 (2009).
5. Jock, R. M., *et al. Appl. Phys. Lett.* **100**, 023503 (2012).