Directed Self-Assembly patterning options for FinFET formation at 7nm node

<u>Chi-Chun (Charlie) Liu</u>, ^a Elliott Franke, ^b Fee Li Lie, ^a Stuart Sieg, ^a Hsinyu Tsai, ^c Kafai Lai, ^a Hoa Truong, ^d Richard Farrell, ^b Mark Somervell, ^e Dan Sanders, ^a Nelson Felix, ^a Michael Guillorn, ^a David Hetzer, ^b Akiteru Ko, ^b John Arnold, ^a Sean Burns, ^a Matthew Colburn ^a

^aIBM Research - Albany NanoTech, Albany, NY 12203, ^bTEL Technology Center, America, LLC, Albany, NY 12203, ^cIBM Research - T. J. Watson, Yorktown Heights, NY 10598, ^dIBM Research - Almaden, San Jose, CA95120, ^eTokyo Electron America, Inc. Austin, TX 78741 cliu@us.ibm.com

Directed self-assembly (DSA) of block copolymers (BCPs) is an alternative approach to extend optical lithography, which utilizes a topographical or chemical guiding pattern to direct the BCPs into a desired morphology at a pre-determined location while the material properties of the BCPs control the feature size and uniformity of the resulting structures. Recent studies on 193i/High Volume Manufacturing (HVM) compatibility, defectivity, and device demonstration of DSA further reinforce its role as a potential candidate for lithography extension rather than merely a lab-scale nanofabrication method.[1-3]

As pattern density increases, the conventional approach for Fin structure formation in FinFET device fabrication is limited by the combined effect of CD uniformity, LER/LWR, and placement error control of the lithography system. At 7nm technology node, the required placement accuracy for sub-30nm pitch pattern, such as fin, is approaching the limit of current manufacturing tolerance and design space constraints. In this work, three DSA options for Fin patterning are proposed and discussed, as illustrated in Fig. 1. The first approach is the Graphoepitaxy process, which enables self-aligned fin customization but slightly increases the difficulty in pattern transfer.[4] The second approach is the conventional fin-array-plus-cut method, which is known to be limited by placement error composed of overlay control, LER, and pitch-uniformity. By analyzing the LER along each processing steps, the contribution of each step can be understood and potential improvement are demonstrated. The third approach is a hybrid DSA scheme with self-aligned cut by embedded hard mask as demonstrated by Cheng et al.[5] The design concept is similar to the graphoepitaxy process, except the resist covered region defines the active fins to be preserved as opposed to the grapho case where the non-resist region defines the active fins. The self-alignment property of the grapho and hybrid process alleviates the challenge in placement error, however, new challenges arise, such as the fabrication of the guiding pattern, material optimization, and pattern transfer of the DSA structure into substrate. Preliminary learning, comparison of the DSA processes, and structural demonstration, as well as the extendibility of using DSA for devices with smaller pitches will be further discussed.

C.-C. Liu, C. Estrada-Raygoza, H. He, M. Cicoria, V. Rastogi, N. Mohanty, et al., "Towards electrical testable SOI devices using Directed Self-Assembly for fin formation," 2014, pp. 904909-904909-12.

^[2] D. B. Millward, G. S. Lugani, S. L. Light, A. Niroomand, P. D. Hustad, P. Trefonas, et al., "Graphoepitaxial and chemoepitaxial methods for creating line-space patterns at 33nm pitch: comparison to a HVM process," 2015, pp. 942304-942304-12.




Figure 1: Process flow of DSA Fin formation.




Figure 2: Examples of Fins formed by different approaches.

Acknowledgement

This work was performed by the Research and Development Alliance Teams at various IBM Research and Development Facilities.

^[3] H. Pathangi, B. T. Chan, H. Bayana, N. Vandenbroeck, D. V. D. Heuvel, L. V. Look, et al., "Defect mitigation and root cause studies in 14 nm half-pitch chemo-epitaxy directed self-assembly LiNe flow," Journal of Micro/Nanolithography, MEMS, and

<sup>MOEMS, vol. 14, pp. 031204-031204, 2015.
[4] C.-C. Liu, F. L. Lie, V. Rastogi, E. Franke, N. Mohanty, R. Farrell, et al., "Fin formation using graphoepitaxy DSA for FinFET device fabrication," 2015, pp. 94230S-94230S-10.
[5] J. Cheng, G. S. Doerk, C. T. Rettner, G. Singh, M. Tjio, H. Truong, et al., "Customization and design of directed self-assembly using hybrid prepatterns," 2015, pp. 942307-942307-8.</sup>