

# Seamless and Scalable Nanofabrication of Silicene Field-Effect Transistors with Prolonged Lifetime

Li Tao,<sup>1,2\*</sup> Jiayi Chen,<sup>1</sup> Hasibul Alam,<sup>2</sup> Alessandro Molle<sup>3,\*</sup> and Deji Akinwande<sup>2,\*</sup>

<sup>1</sup>*School of Materials Science and Engineering, Southeast University, 211189, China.*

<sup>2</sup>*Microelectronic Research Center, The University of Texas at Austin, TX 78758, U.S.A.*

<sup>3</sup>*Laboratorio MDM, IMM-CNR, via C. Olivetti 2, Agrate Brianza, I-20864, Italy*

\*[tao@seu.edu.cn](mailto:tao@seu.edu.cn); [alessandro.molle@mdm.imm.cnr.it](mailto:alessandro.molle@mdm.imm.cnr.it); [deji@ece.utexas.edu](mailto:deji@ece.utexas.edu)

Two-dimensional (2D) buckled atomic sheets, e.g. silicene and phosphorene, yield collective properties of mechanical flexibility and tunable bandgap in between graphene and transitional metal dichalcogenides. Silicene, Si cousin of graphene, is predicted to offer a host of exotic effects, e.g. quantum spin Hall<sup>1</sup>, piezomagnetism<sup>2</sup> and thermal electronics<sup>3</sup>, for novel nanoelectronics. Nevertheless, there was a lack of experimental device study due to air-stability issue. Our previous work enabled silicene transistor debut<sup>4</sup>, corroborating theoretically predicted ambipolar transport with Dirac cone in band structure<sup>5</sup>. Here, we report our continuous effort on further improving portability, fabrication scalability and stability of silicene device.

In this work, we developed a seamless interface process and integrated thermal-release tape delamination transfer to improve portability and reliability in device fabrication. We also discovered that the number of layers also played a role in stabilizing silicene devices. Our new process starts with an *ex-situ* atomic layer deposition (ALD) of 5-15 nm Al<sub>2</sub>O<sub>3</sub> on top of *in-situ* Al<sub>2</sub>O<sub>3</sub>/silicene/Ag/mica stack, followed by 200-300 nm Ag or Au deposition as back gate metal layer (Fig. 1a). Previously, above silicene stack was delaminated from mica first and then subjected to a high vacuum annealing step, significant time (hrs) and energy, to couple with external dielectric and back gate device substrate. The new process not only provides a more reliable interface between back gate dielectric and *in-situ* Al<sub>2</sub>O<sub>3</sub>/silicene, but also preserves intact silicene (Fig. 2), by forming functional layers of devices beforehand. Besides interface engineering, the delamination transfer step newly employed thermal release tape for better transfer coverage under optimized temperature and surface conditions. Unlike previous process suffering with sub-cm size transfer, this new approach can transfer silicene device stack over a 1 × ½ in<sup>2</sup> area with decent uniformity (Fig. 1b), leading to potentially high yield of device fabrication. Electrostatic measurements on fabricated silicene transistors revealed ambipolar electrostatic characteristics in drain current ( $I_d$ ) response to gate voltage ( $V_g$ ) with extracted mobility up to 200 cm<sup>2</sup>/V-s at residual carrier density ~8 × 10<sup>9</sup> cm<sup>-2</sup> (Fig. 3) proving some theoretical calculations<sup>5,6</sup>. Although multi-layer silicene transistors show similar, if not better, electrical characteristics as monolayer silicene devices<sup>4</sup>, they have notably longer lifetime up to 48 hrs (2 mins for monolayer). It indicates that number of layers is a key knob to tune the stability of silicene devices. This work addresses portability and scalability in silicene device fabrication and device stability, which also sheds light on other air-sensitive 2D Xenon like phosphorene and germanene.

## Reference:

1. C.-C. Liu, et al., Phys. Rev. Lett. 107 (7), 2011.
2. Y. D. Nelson, et al., J. Phys. Cond. Matter 22 (37), 2010.
3. Q.-X. Pei, et al., J. Appl. Phys. 114 (3), 2013.
4. L. Tao, et al., Nature Nanotech. 10 (10), 2015.
5. S. Cahangirov, et al., Phys. Rev. Lett. 102 (23), 2009.
6. P. Vogt, et al., Phys. Rev. Lett. 108 (15), 2012.

Supported by NSFC (#51602051), Fundamental Research Funds for the Central Universities (#2242017R30008)




Figure 1. *Silicene device fabrication processes: a)* schematics of a seamless integration of back gate metal/*ex-situ* ALD  $\text{Al}_2\text{O}_3$  with *in-situ*  $\text{Al}_2\text{O}_3$ /silicene/Ag/Mica stack and *b)* large area ( $0.5 \text{ in}^2$ ) thermal release transfer of silicene film stack for transistor fabrication.




Figure 2: *Raman characteristics of silicene: a)* before and after ALD process showing intact silicene signatures and *b)*  $50 \times 50 \mu\text{m}^2$  mapping indicating highly uniform coverage.




Figure 3. *Multilayer silicene device: ambipolar  $I_d$ - $V_g$  curve (field-effect mobility  $\sim 200 \text{ cm}^2/\text{V}\cdot\text{s}$  and  $\sim 10 \times$  gate modulation (stable up to 48hrs).*