

The Importance of High-Level Simulation in the Co-Design of Neuromorphic Systems

Catherine D. Schuman

*Computer Science and Mathematics Division, Oak Ridge National Laboratory,
Oak Ridge, Tennessee 37831
schumancd@ornl.gov*

Alex Belianinov, Pat Collier

*Center for Nanophase Materials Science, Oak Ridge National Laboratory,
Oak Ridge, Tennessee 37831*

Neuromorphic computing systems (NCS) are becoming increasingly popular in the beyond Moore's law computing landscape. A wide variety of nanodevices have been studied for NCS, such as metal oxide memristors¹ and carbon nanotubes², and are typically used to implement synapses and/or neurons. A key issue associated with most work in this space is that low-level functionality is demonstrated, but implications of that low-level functionality for real applications are not examined. For example, many synapse implementations demonstrate some form of spike-timing dependent plasticity (STDP), a learning mechanism, but the precise functionality of STDP is different from system to system. Differences in STDP affect high-level functionality, but the precise impact on performance is not clear. In general, understanding the impact of low-level functionality on high-level performance will be vital for developing and tuning devices moving forward. Our team and collaborators are exploring the development of and use cases of a variety of neuromorphic devices, including metal oxide memristors and biomolecular memristors. These devices are highly tunable through a variety of mechanisms. To understand the effect of these tunable characteristics on higher level performance, we connect low-level device modeling with high-level simulations that allow for understanding the impact of device behavior on real application performance. These simulators exist in a greater software framework that allows for training on existing applications, including control and classification tasks. This software framework has successfully demonstrated the ability to explore metal-oxide memristor implementation of synapses³. This framework allows us to examine the effects of device tuning on application performance and will allow us to understand how to build and tune better devices in the future.

¹ Prezioso, M, Merrih-Bayat, F, Hoskins, BD, Adam, GC, Likharev, KK, Strukov, DB. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. *Nature*, 521(7550): 61-64, 2015.

² Kim, K, Chen, CL, Truong, Q, Shen, AM, & Chen, Y. A carbon nanotube synapse with dynamic logic and learning. *Advanced Materials*, 25(12): 1693-1698, 2013.

³ Plank, J. S., Rose, G. S., Dean, M. E., Schuman, C. D., & Cady, N. C. (2017, November). A Unified Hardware/Software Co-Design Framework for Neuromorphic Computing Devices and Applications [Online]. *IEEE International Conference on Rebooting Computing (ICRC 2017)*: <http://ieeexplore.ieee.org/document/8123655/>