

Parametric Study of 2D Pulsed Laser Deposited (PLD) WSe₂ Transistors for enhancing an Infrared (IR) Detector

S.Mbisike^a, S.Seo^b, J.Phair^c, and R.Cheung^a

^aScottish Microelectronics Centre, Institute for Integrated Micro and Nano Systems, University of Edinburgh, EH9 3FF, United Kingdom.
stephen.mbisike@ed.ac.uk

^bSchool of Materials Science and Engineering, Gwangju Institute of Science and Technology, Gwangju, 61005, Republic of Korea.

^cPyreos Limited, Scottish Microelectronics Centre, Alexander Crum Brown Rd, Edinburgh EH9 3FF.

Since the discovery of IR detectors two centuries ago, the technology has been harnessed in medical imaging, military equipment, environmental sensing amongst others [1]. The growing number of applications in highly sensitive thermal detectors in the mid-infrared range, requires ways of improving the responsivity and lowering the noise level of the devices [2]. An uncooled graphene based mid-infrared pyroelectric bolometer has been developed using LiNbO₃ crystal. The design sandwiched the graphene channel between the LiNbO₃ and a floating metallic gate which had been connected to the LiNbO₃. The pyroelectric charges from the LiNbO₃ crystal had been transduced onto the graphene thus modulating the graphene's resistivity hence a temperature coefficient of resistance several times greater than metallic and semiconducting bolometers had been realized [3]. Two Dimensional (2D) Transition Metal Dicalcogenide (TMD) materials, particularly WSe₂ has shown promise in electronic and optoelectronics devices, where the band gap increases and transforms to a direct band gap with decreasing number of layers [4]. Few-layer WSe₂ has been produced via the scotch tape method and via pulse laser deposition (PLD), on which Field Effect Transistors (FETs) have been fabricated and characterized [5] [6]. By integrating a WSe₂ FET with a pyroelectric detector, the performance of the IR device could be improved.

In this work, a back-gated PLD WSe₂ FET has been fabricated with different dimensions: Length (5 – 1000 μm) and Width (5 – 1000 μm). The schematic diagram for the fabrication process is shown in Fig 1(a). After the monolayer WSe₂ has been deposited via PLD on a 1*1cm SiO₂/Si substrate, the uniformity and structural characteristics of the WSe₂ films has been analyzed using Raman spectroscopy, see Fig 1(b). The channel patterns have been formed via optical lithography using a mask-less aligner, the design of the devices is shown in Fig 1(c). WSe₂ has been etched using controlled XeF₂ vapor and the metal contacts (Ti/Al stack) of the FETs deposited via E-beam evaporation and lifted-off.

To target an optimized device dimension for an integrated system, the electrical properties of the WSe₂ FET such as transfer curves and output characteristics will be investigated. The effects of hysteresis and charge trapping will be studied.

[1] Tan Chee Leong and MohseniHooman, *Nano-photonics* **7**, 169-197 (2018).

[2] Kavitha K. Gopalan, DavideJanner, Sebastien Nanot, RomainParret, Mark B. Lundeberg, Frank H.L. Koppens, Valerio Pruneri, **5**, 16 (2016).

[3] U. Sassi; R. Parret; S. Nanot; M. Bruna; S. Borini; D. De Fazio; Z. Zhao; E. Lidorikis; F.H.L. Koppens; A. C. Ferrari; A. Colli *Nature Communications* **8**, 14311 (2016).

[4] W. Zhao, Z. Ghorannevis, L. Chu, M. Toh, C. Kloc, P.-H. Tan, and G. Eda, *Acs Nano* **7**, 791 (2012).

[5] Zhang, Rui; Drysdale, Daniel; Koutsos, Vasileiosand Cheung, Rebecca, *Advanced Functional Materials*, **27**, 41 (2017).

[6] Sehun Seo, Hojoong Choi, So-Young Kim, Jongmin Lee, Kihyeun Kim, Sejun Yoon, Byoung Hun Lee, Sanghan Lee, *Adv. Mater. Interfaces*, **5**, 1800524 (2018).




FIG. 1: (a) Schematic of WSe₂ FET fabrication. (b) Raman spectroscopy of PLD WSe₂; the peak at 250cm⁻¹ denotes the presence of WSe₂ film. (c) Optical lithography pattern of FETs; the channel length is varied (5 – 1000 μm) as shown from the pattern at the top while the width is varied (5 – 1000 μm) as shown at the bottom.