

Progress Toward 2D Nano Bipolar Junction Transistors

J.N. Randall, J.H.G. Owen, E. Fuchs, and R. Santini - Zyvex Labs

Nupur Navlakha – University of Texas at Austin

Abstract: Zyvex Labs is exploring two dimensional nanoscale bipolar junction transistors that are created with delta-doped donor and acceptor patterns on a single (100) plane, buried in Si. These patterns are created by Hydrogen Depassivation Lithography (HDL)[1]. The process will involve sequential stages of HDL patterning and dosing with appropriate precursor gases[1,2] for separate donor and acceptor patterns, followed by low temperature Si epitaxy to bury the device components[3]. These techniques have been used with donors to make atomic-scale quantum and analog devices[4].

This fabrication technique should be able to create very high performance small signal analog bipolar junction transistors. The reasons are: 1) atomic precision patterning of nm-scale[5] emitters, bases, and collectors will provide very high gain-bandwidth products; 2) extremely good control of the number of dopants in each element due to the self-limiting deposition of dopants on the surface[6] will provide excellent control of device properties and unprecedented matching 3) the very high doping levels available with delta-doping[6] used both for the devices and wiring between devices, have extremely low-noise conduction[7] and remain conductive at cryogenic temperatures[8]. 4) the devices' extremely small volume and distance from any material interfaces will make them very rad-hard. There has been modelling of scaled bipolar devices that supports very high performance[9].

The very small base dimensions and very high doping levels possible will undoubtedly lead to some interesting quantum effects in the form of intraband tunneling (Ezaki diode junction) and confined energy levels in the base. Modelling is planned but only experiments will determine the nature and impact of these quantum effects.

In this presentation we will discuss early progress in attempts to develop delta doped PN junctions and the use of implanted regions to make excellent ohmic contact to the delta doped regions, reduce the amount of HDL lithography required, and to realize a novel 2D-3D-2D NPN transistor. In our process flow (Figure 1) the implants will come first and are designed to achieve 1×10^{19} dopants/cm³ for both P and B implants from the surface down to ~100nm. Instead of having to expose large areas with HDL we can use the implanted region to create an easy to align to contact area. An HDL patterned device lead will only have to pass over a small section of the implanted region to make a good ohmic contact and deposited metal ohmic contact to the implanted regions will be trivial. The closer we can place these implanted regions to the devices, the less time we need to spend doing HDL writing the leads. However, there will be lateral diffusion during the high temperature (1200°C) surface preparation before HDL. Process simulation of the implant and diffusion processes are shown in Figure 3. We have designed some test structures to experimentally measure the diffusion at cryogenic temperatures.

We expect to be able to fabricate and measure 2D PN diodes using the process shown in Figure 1 where we expect to see the transport of an Ezaki diode. We also hope to fabricate and measure a 2D NPN bipolar transistor by using an implanted Boron region as a base as shown in Figure 2. Initial measurements will be done at cryogenic temperatures which will freeze out parasitic conduction paths.

References

1. Hill, C. D. *et al.* A surface code quantum computer in silicon. *Sci. Adv.* **1**, e1500707–e1500707 (2015).
2. Škřeň, T., Köster, S., Douhard, B., Fleischmann, C. & Fuhrer, A. P-type δ -doping with Diborane on Si(001) for STM Based Dopant Device Fabrication. 1–16 (2019).
3. J. G. Keizer, S. Koelling, P. M. Koenraad, and M. Y. Simmons, *ACS Nano* **9** 12537-12541 (2015)

4. M.Y. Simmons, Quantum Computing in Silicon, 9, IEDM, 2015 1–4.
5. Randall, J. N., Owen, J. H. G., Lake, J. & Fuchs, E. Next generation of extreme-resolution electron beam lithography. *J. Vac. Sci. Technol. B* **37**, 061605 (2019).
6. O. Warschkow, et al., Reaction paths of phosphine dissociation on silicon (001), *J.Chem. Phys.* 144 (2016), 014705. .
7. Shamim, S., Weber, B., Thompson, D. W., Simmons, M. Y. & Ghosh, A. Ultra-low noise atomic scale structures for quantum circuitry in silicon. *Nano Lett.* **16**, 5779–5784 (2016).
8. Weber, B. *et al.* Ohm’s Law Survives to the Atomic Scale. *Science (80-.)*. **335**, 64–67 (2012).
9. Ning, T. H. & Cai, J. On the performance and scaling of symmetric lateral bipolar transistors on SOI. *IEEE J. Electron Devices Soc.* **1**, 21–27 (2013).




Figure 1. A) Acceptor (Boron) and donor (Phosphorous) implants are activated by high temp sample prep for HDL. B) HDL, dosing, and anneal creates patterned delta layers. C) low temp Si epitaxy D) deposition and anneal of metal contacts.




Figure 2. Schematic of a 2D-3D-2D bipolar transistor. The emitter and collector are created by HDL, dosing with PH₃, an incorporation anneal, and low temperature Si epitaxy. The base is formed by a boron implant region. The contacts to emitter, base, and collector are not shown but are similar to Figure 1.




Figure 3. Simulation of implant and diffusion after a number of annealing steps required for HDL sample preparation of P into Si. The data for B shows less lateral diffusion. The data suggests that spacings greater than 1um should avoid conduction between implants at cryogenic temperatures.