Challenges and opportunities of in-house integration of memristor devices on foundry CMOS

I. Hossen¹, B.D. Hoskins², A. Madhavan², J. J. McClelland², G. C. Adam¹ ¹Department of Electrical and Computer Engineering, The George Washington University, Washington, DC 20052, USA ²Alternative Computing Group, National Institute of Standards and Technology, Gaithersburg, Maryland, 20899, USA ginaadam@gwu.edu

Memristor based computing hardware needs mixed-signal functionality such as analogue to digital converters (ADCs), digital to analogue converters (DACs), encoders, decoders, and current limiting transistors to control and program the memristor matrices. Hybrid CMOS/memristor circuitry enables integrated functional electronics in a monolithic chip design.¹ CMOS/memristor circuits promise to achieve all desired properties such as high speed, low energy, high density, low cost, and high endurance.² However, foundry tape-outs in this hybrid technology are limited and expensive.³ Moreover, new optimized memristor devices are being developed in academic facilities with better performance, thus requiring in-house integration with separately fabricated foundry CMOS before being suitable for system prototyping.

In this work, we discuss several challenging factors for in-house academic integration of memristors with good alignment and yield. Figure 1 shows an alignment marker and the desired monolithic integration memristor/transistor at the device level and at the chip level for 20,000 devices⁴. Fabricating memristor devices requires thin films and assumes a planar surface for optimal device behavior. CMOS chips can come from the foundry preplanaraized, but planarization via chemical mechanical polishing using a carrier wafer is also possible.⁵ A foundry-planarized CMOS chip in 180 nm technology is measured using AFM in the via regions used to connect the metal 5 lines of the selector transistor to the bottom electrode of the memristor device (Figure 2). A second challenge for nano-scale devices is aligning the memristor features during electron beam lithography. Multiple layers of the chip are separated by thick oxides and vias are the only metal structure present on the top surface of the chip. The thick oxide layer causes large charging effects when imaging with the electron beam, making it difficult to find the alignment markers. One solution is using higher accelerating voltage and aperture size. Figure 3 shows the role of the accelerating voltage and aperture size on chip imaging. The observations of this investigation can be applied to integration of other novel devices.

¹ F. Cai F et al. Nature Electronics **2**, 7, (2019), pp.290-299.

² J.J. Yang, D.B. Strukov, D.R. Stewart, Nature nanotechnology **8**, 1, (2013), pp. 13-24.

³ CMP France, NVMMAD200.

⁴ B. Hoskins, et al. ICONS, 2021.

⁵ B. Chakrabarti et al. Scientific reports 7, 1, (2017), pp. 1-10.



Figure 1: Proposed integration (a) 1 memristor / 1 transistor cell. (b) design for an array-level integration of 20,000 memristor devices on CMOS.



Figure 2: AFM image of the planarized chip surface of a) a single transistor's vias with metal pads added in-house (shown in orange) and b) detail of a single via showing surface roughness.



Figure 3: SEM Images from a) SE2 detector and b) Inlens detector of the CMOS surface at 2 kV, 10 kV, 30 kV accelerating voltages and 10 μ m, 20 μ m, 30 μ m aperture size. For both detector 30 kV accelerating voltage and 30 μ m aperture size are the optimum settings for imaging without severe charging and distortion. Images obtained in an entry-level electron beam lithography system.