

# Nanofabrication approach for Next-Generation High-Performance FinFET Technology

Sumit Choudhary, Midathala Yogesh, Satinder K. Sharma  
*Indian Institute of Technology, Mandi, Center for Design & Fabrication of Electronic Devices (C4DFED), IIT Mandi, Himachal Pradesh, 175005, India*  
*d17028@students.iitmandi.ac.in*

Currently, FinFET and ultra-thin-body silicon-on-insulator (UTB-SOI) are trending and expected to revolutionize the electronics future generation technology node [1]. For high mobility transistors, the epitaxial germanium on a silicon substrate (Ge-on-Si) could be a leading contender and instant solution for the next generation processing nodes as silicon technology is already well established. The Ge on insulators (GOI) production is neither profitable nor process compatible as compared to the production of SOI with Smart-Cut technology [2]. In this regard, we propose the facile cost-effective 4-layer electron-beam lithography (EBL) based processing protocols for 20 nm Ge FinFET structures on a silicon substrate, Fig. 1.


To achieve this the robust resist resolution limit for next-generation lithography down to 20 nm or below requires the resist to attain high resolutions features, low line edge/width roughness and high etch selectivity for pattern transfer. The inhouse formulation of Polymerization of (4-(methacryloyloxy)phenyl)-dimethylsulfoniumtriflate (MAPDST) negative tone resist for electron-beam lithography (EBL) and extreme ultraviolet lithography (EUVL) exposures to achieve 20-nm line patterns with good etch resistance for pattern transfer protocols are used [3] [4]. First, we investigated the properties of a specially formulated MAPDST resist which can be spun as sub 100 nm to achieve high resolution. Then sub 30nm lines with pitch down to 100nm are exposed with EBL exposure dose test. The SF<sub>6</sub>/O<sub>2</sub> based reactive ion etch process is developed to transfer the MAPDST resist pattern on Ge-on-Si layers. Well resolved sub 30nm Fin structures successfully transferred on Ge-on-Si substrate, Fig. 2. Finally, a complete Ge-on-Si based FinFET process is developed and characterized for the realization of a 120 nm to 20nm array of FinFET devices.

**Acknowledgment:** University of Stuttgart, Germany for the MBE Ge growth over Si substrates.

## References


- [1] C. Hu, *Thin-Body FinFET as Scalable Low Voltage Transistor*, in *Proceedings of Technical Program of 2012 VLSI Technology, System and Application* (2012), pp. 1–4.
- [2] C. Deguet, L. Sanchez, T. Akatsu, F. Allibert, J. Dechamp, F. Madeira, F. Mazen, A. Tauzin, V. Loup, and C. Richtarch, *Fabrication and Characterisation of 200mm Germanium-on-Insulator (GeOI) Substrates Made from Bulk Germanium*, *Electron. Lett.* 42, 1 (2006).
- [3] V. S. V. Satyanarayana, F. Kessler, V. Singh, F. R. Scheffer, D. E. Weibel, S. Ghosh, and K. E. Gonsalves, *Radiation-Sensitive Novel Polymeric Resist Materials: Iterative Synthesis and Their EUV Fragmentation Studies*, *ACS Appl. Mater. Interfaces* 6, 4223 (2014).
- [4] S. K. Sharma, M. G. Moinuddin, P. G. Reddy, C. P. Pradeep, S. Ghosh, and K. E. Gonsalves, *Evaluation of High-Resolution and Sensitivity of n-CAR Hybrid Resist for Sub-16nm or below Technology Node*, in *Proc.SPIE*, Vol. 10583 (2018), p. 59.

- Epi growth of Ge layers on Si wafer
  - Surface treatments: Cleaning / Passivation
  - Layer I: Drain Source, Fin Patterning by MAPDST resist
    - RIE MESA Etch
    - ALD Oxide Deposition
  - Layer II: Via Patterning for Drain Source contacts
    - Oxide etch
  - Layer III: Drain Source Patterning
    - Metal Deposition
    - Lift-Off
  - Layer IV: Gate Patterning
    - Metal Deposition
    - Lift-Off
- (a)




(b)

Figure 1(a): Proposed Ge-on-Si FinFET process flow. Figure 1(b) The Array of Ge-on-Si FinFETs MESA transferred on epi Ge layer with Fin widths of 120nm to 20nm.



(a)



(b)

Figure 2(a): 3D AFM profile image demonstrating the of Ge channel fins transferred by Reactive Ion Etching on epi-Ge layers. Figure 2(b) depicts the Fin width of 22nm with a pitch of 100nm.