Improving Current On/Off Ratio of Oxygen-Doped WSe₂ transistors by Selective Scanning Probe Lithography

S. Chen, Y. Zhang, W.P. King, A.M. van der Zande, R. Bashir Department of Mechanical Science and Engineering, University of Illinois Urbana-Champaign, Urbana IL 61801

<u>rbashir@illinois.edu</u>; arendv@illinois.edu

WSe₂ is a prototypical p-type 2D semiconductor for nano-electronics, but its transistor performance remains contact-limited. Fermi level pinning at the metal-semiconductor interface causes large Schottky barriers.¹ One potential solution is to degenerately dope WSe₂ in the contact region to reduce the Schottky barrier width to facilitate tunneling. Oxidizing the topmost layer of WSe₂ results in stable hole doping without damaging underlying WSe₂ layers, achieving one of the lowest contact resistances in WSe₂.² However, degenerately doped WSe₂ channel cannot be turned off for use as transistors. Here we use a scanning probe to selectively remove WO_x on WSe₂, which significantly improves the current on/off ratio of oxygen-doped WSe₂ transistors while preserving their high on-current.

Figure 1a shows the schematic of device fabrication. A gentle remote O₂ plasma process oxidizes the topmost layer of Pd/Au contacted tri-layer WSe₂ field-effect transistor (FET) on SiO₂/Si. Next, a diamond-coated atomic force microscope (AFM) tip³ selectively scratches off WO_x on WSe₂ in contact mode.

Figures 1b and 1c show the AFM image of an example FET and its transfer curves as measured at each stage of fabrication. The FET had an on-current of 2.2 μ A/ μ m and an on/off ratio of 4×10^4 as fabricated, an on-current of 46 μ A/ μ m and an on/off ratio of 16 after remote O_2 plasma, and an on-current of 36 μ A/ μ m and an on/off ratio of 3×10^5 after SPL. Selective removal of WO_x improved the current on/off ratio by 2×10^4 while the on-current decreased slightly by 22%.

Figure 2 benchmarks the performance of oxidized few-layer WSe₂ FETs in this work with the state-of-the-art p-type transition metal dichalcogenide transistors.

This works shows the potential of selectively oxidized few-layer WSe₂ to fabricate high-performance short channel transistors that meet the demand for next-generation electronics. The same selective SPL strategy can also be applied to other molecular dopants in fabricating short channel 2D transistors.

¹ Y. Xu, C. Cheng, S. Du, J. Yang, B. Yu, J. Luo, W. Yin, E. Li, S. Dong, P. Ye, and X. Duan, ACS Nano **10**, (2016).

² A. Borah, A. Nipane, M.S. Choi, J. Hone, and J.T. Teherani, ACS Appl. Electron. Mater. **3**, 2941 (2021).

³ P.C. Fletcher, J.R. Felts, Z. Dai, T.D. Jacobs, H. Zeng, W. Lee, P.E. Sheehan, J.A. Carlisle, R.W. Carpick, and W.P. King, ACS Nano 4, 3338 (2010).




Figure 1: (a) Schematic of the use of an AFM tip to selectively remove monolayer (1L) WO_x on a bilayer (2L) WSe_2 FET. (b) AFM topography of an example FET shown in (a). (c) Transfer curves of the example FET as-fabricated (i. Initial), after remote O_2 plasma (ii. O_2), and after scanning probe lithography (iii. SPL). Gate leakage current $|I_{gs}|$ in stage iii is plotted in gray.




Figure 2: Benchmark plot of the state-of-the-art p-type transition metal dichalcogenide transistors with oxidized few-layer WSe₂ FETs in this work.