

Field-Emission Scanning Probe Lithography-Based Mix and Match Fabrication of Junctionless FETs

T. Altinmakas^{1,*}, M. Ozden¹, S. Zare Pakzad¹, I. W. Rangelow^{2,3},
A. D. Yalcinkaya⁴, U. Kerimzade^{1,5}, and B. E. Alaca^{1,5,6}

¹ Dept. of Mechanical Eng., Koç University, Sariyer, Istanbul 34450, Turkey

² Inst. of Process Measurement and Sensor Technology, Nanoscale Systems Group, Ilmenau University of Technology, Ilmenau, 98693, Germany

³ nano analytik GmbH, Ehrenberg Str. 3, 98693-Ilmenau, Germany

⁴ Dept. of Electrical and Electronics Eng., Bogaziçi University, Istanbul, Turkey

⁵ n²STAR Nanofabrication and Nanocharacterization Center for Scientific and Technological Adv. Research, Koç University, Sariyer, Istanbul 34450, Turkey

⁶ KUYTAM, Surface Sci. & Tech. Center, Koç University, 34450 Istanbul, Turkey

* taltinmakas17@ku.edu.tr

In the last decades, there has been a significant escalation in merging semiconductor nanowires (NWs) with nanoelectronics and nanoelectromechanical systems (NEMS).¹ In the field of nanoelectronics and nanomechanics, Si NWs have a crucial impact due to their wide-ranging and versatile transduction capacities in sensing and actuation.² Allowing a resolution in single-digit nanometers by diminishing the proximity effects using low-energy electrons, field-emission scanning probe lithography (FE-SPL) is a cost-efficient nanopatterning method.^{3,4} Allowing direct imaging after patterning with the same cantilever, FE-SPL-based mix-and-match method is utilized for the fabrication of Si NW-based junctionless field effect transistors (JLFETs), Figure 1. JLFETs are fabricated on an SOI fragment consisting of a 12-nm-thick Si layer with a 9-15 $\Omega\cdot\text{cm}$ resistivity with $\langle 100 \rangle$ surface orientation and 25 nm buried-oxide layer (BOX) settled on a Si handle layer. The method contains both micro-scale fabrication, to create source, drain, gate electrodes, and nano-scale fabrication, to fabricate Si NW. Photolithography, Figure 2a, and reactive-ion-etching (RIE), Figure 2b, are utilized to pattern micro-scale structures for nano-scale patterning, conducted by FE-SPL, Figure 2c. Different dimensions for the NW and gate lengths and widths are specified to observe different characteristics for varying dimensions of the JLFET structure. Positive tone nanopatterns are utilized on the ultra-thin Si layer by cryogenic RIE, Figure 2d, achieving cryogenic temperatures aimed at obtaining vertical side walls with a low etching rate. Isolating the microstructures with NW, Figure 3, behavior of JLFET is characterized with IV measurements. Applying different gate voltages (V_G), current change on the NW (I_D) is monitored, Figure 4, shows the linear regime operation of the device where the average channel conductance is 3 μS . Thus this study provides a fabrication method utilizing mix-and-match patterning based-on FE-SPL under ambient conditions and electrical characterization for JLFET.

¹ M. Nasr Esfahani and B. E. Alaca. 2019 Advanced Engineering Materials 21 1900192

² M. Nasr Esfahani et al. 2018 Journal of Micromechanics and Microengineering 28 045006

³ M. Ozden et al. 2021 EIPBN-2021

⁴ M. Kaestner and I. W. Rangelow. 2020 International J. of Extreme Manufacturing 2 032005




Figure 1: FE-SPL: Working principle of the FE-SPL (Left) and SEM image of the cantilever with piezoresistive sensor and thermal actuator (Right).




Figure 2: Mix-and-match fabrication process flow: a) Photolithography, b) RIE, c) FE-SPL, and d) Cryogenic RIE.




Figure 3: JLFET structure: Confocal images of contact pads, gate, drain, and source areas and JLFET structure after cryogenic etching. AFM image of components of the JLFET (Right).




Figure 4: Electrical characterization: Setup for electrical characterization of the JLFET and drain current-voltage plot for the gate voltages values of 0 and -10 V.