

Semiconductor Traceability: Die Annotations Patterning by Maskless Exposure Technology

G. Oakes¹, K. Varga¹, T. Uhrmann¹, R. Holly¹, T. Zenger¹, A. Spitzer¹, F. Bögelsack¹
S. Vanclooster², M. Reybrouck², D. Janssen², N. Van Herck², M. Vandevyvere²

¹ EV Group, DI Erich Thallner Strasse 1, St. Florian am Inn, Austria

² Fujifilm Electronic Materials (Europe) N.V. Zwijndrecht, Belgium

Abstract— The semiconductor traceability is becoming an important subject concerning the overall manufacturing processes, ranging from FEOL, BEOL and packaging processes. The newly developed software “die annotation” feature represents a novel method for the applications in advanced packaging. By applying high resolution dielectrics, the patterned DataMatrix codes down to 200 $\mu\text{m}\times 200\mu\text{m}$ were resolved by maskless exposure technology.

I. INTRODUCTION

The fabrication of FO WLP encounters several process challenges, like warpage of the reconstituted wafers occurring due to application of different materials for RDLs, dielectric layers, or silicon/mold blend and their different thermal expansion properties. The die shift is critical for patterning and redistribution of layers, when die stacking is required in 3D heterogeneous integration.

The RDL must be reliably connected, as these are the fundamental interconnections that otherwise lead to blocking between the PCB and chips [1]. Application of mask-based lithography is facing some limitations. The steppers show difficulties coping with inaccuracies from die placement and die shift variations. The given reticle size and optics dimensions of static exposure systems limit the exposure area. This is challenging in large die interposer fabrications, where stitch-lines and or mismatches overlap regions of reticle exposure field can affect the electrical properties within the RDL.

The dynamic patterning capabilities of the maskless exposure lithography solves challenges in interconnect formation processes. The technology employs dynamic alignment modes with an automatic focus, to adapt to the substrate material and surface variations. The advanced distortion relates and analyses real-time data from visible or near-infrared topside and backside alignment. It accomplishes this by actively compensating for mechanical die placement, stress induced inaccuracies such as rotation, displacement, expansion, and high-order distortions of the substrate [1].

II. METHODOLOGY

Maskless Exposure was employed for patterning of the RDL and vias. Process evaluation and optimization is very efficient, e.g., combination of DoE can be conducted on just one wafer. By extending the lithography process windows, various processes conditions were explored to improve the resolution of vias and the dielectric layers. Low-temperature

cure polyimide dielectric material (Fujifilm Electronic Materials LTC9320-E76B, negative tone) was investigated. The high throughput dielectric polyimide was particularly developed to meet the requirements of the complex FO WLP [3].

III. RESULTS

The film thicknesses, soft bake temperatures, exposure wavelength, dose, and matrix of focus position and post-exposure bake (PEB) were varied. An exposure matrix using both wavelengths in a single and step-less combination was adjusted in the process flow, with exposure doses ranging from 50 mJcm⁻² to 1125 mJcm⁻², with a step size of 25 mJcm⁻². The focus was evaluated in advance on dummy wafers to investigate the influence of the exposure dose and the respective wavelength sensitivity on the resolution. The resolution results are shown in Fig. 1. This experiment was performed on bare Si wafers with the dielectric material.




Fig. 1. Resolution results across exposure dose and exposure wavelength matrix for LTC9320-E76B, on Si with softbake 100 °C, SB FT 10 μm and spray development

Exposure at 375nm, the typically available i-line closest laser wavelength, delivers slightly lower resolution behavior and a smaller process window. For comparison intentions, both 405nm wavelength and dual-wavelength exposure, where both wavelengths were utilized simultaneously. The resolution in the latter two exposures shows better resolution than 375nm. The process window also displays a resolution from a top aperture of 6 μm , with a post-soft bake layer thickness of 10 μm .

One of the characterization methods is SEM inspection. Fig. 2 displays a selection of cross-sections fabricated on dummy Si substrates with negative tone polyimide dielectric. The through-hole plating resolution was optimized to 2.0 μm - 3.0 μm . The patterning enables a reduction of the FT to 7 μm . Additional DoE will be carried out to investigate the dependencies of dielectric layers under various reflow requirements.




Fig. 2. SEM profiles showing high-resolution profiles

The optical microscopy of the DataMatrix codes patterned by dielectrics in two various film thickness (after SB) ranges: 7.5 and 15 µm was performed. Min. readable codes for the film thickness 7.5 µm (after SB) was 200×200 µm (Fig. 3) while min. readable codes for 15 µm FT (after SB) was 400×400 µm.

By these results, the suitability of this developed traceability method for the annotations of the large size dies in advanced packaging is proven.




Fig. 3. Min. readable codes for the film thickness 7.5 µm (after SB) was 200×200 µm while min. readable codes for 15 µm FT (after SB) was 400×400 µm.

In the present investigation, high-resolution patterning performance in terms of achieved feature sizes and sidewall profiles was proven. Maskless exposure sustains heterogeneous integration processes by patterning the low-temperature cure polyimides dielectrics making the technology eligible for ultra-high density (>4 RDL layers) FO WLP patterning. The unique software features of maskless exposure technology, the dynamic die annotation enable patterning of QR codes, data matrix, bar codes on every single chip/die contributing to traceability efforts in semiconductor industry.

REFERENCES

- [1] Heterogeneous Integration Roadmap, 2021 Edition, Chapter 23: Wafer-Level Packaging (WLP), Edition 2023.
- [2] B. Matuskova et al.: Maskless Lithography Addresses Shift Toward 3D Integration, White Paper, EV Group, September 2020.
- [3] S. Vanclooster & D. Janssen: Enabling Low Temperature Cure Dielectrics for Advanced Wafer-Level Packaging, in Advances in Embedded and Fan-Out Wafer Level Packaging Technologies, © 2019 John Wiley & Sons, IEEE Press, ISBN 978 111 931 3977.