

# DRIE Defects and Mitigation with Plasma Smoothing for Superconducting Through-Silicon Vias

C. Wehner, Emilio Nanni

*SLAC National Accelerator Laboratory, 2575 Sand Hill Road, Menlo Park, CA 94025, cwehner@stanford.edu*

Superconducting through-silicon vias (ScTSVs) are receiving increasing interest for interconnects and isolation in superconducting quantum information systems<sup>1</sup>. Crucially, via processes must integrate with existing planar superconducting fabrication processes and provide a smooth sidewall surface for subsequent superconductor deposition. Previously reported processes and our metallization attempts highlight the difficulty of creating such a smooth sidewall<sup>2</sup>. The proposed via-first fabrication process (figure 1) involves deposition and patterning of a SiO<sub>2</sub> hard mask for deep reactive ion etching (DRIE) and wafer thinning to expose vias. We identify DRIE defects, including an underreported ‘blowout’ defect that emerges when active etch area is <1%, and we present a smoothing etch chemistry comparison showing CF<sub>4</sub>/O<sub>2</sub> provides the greatest improvement in surface morphology and a wide process window for ScTSV integration.

Cross-sectional SEM reveals three dominant DRIE defect types (Figure 2). Firstly, scalloping, which is inherent to the cyclical Bosch-type process commonly used for Si DRIE. Secondly, vertical mask erosion defects which are consistent with hard mask edge erosion during the etch. Lastly, we observe deep sidewall gouging or blowout, which has not been widely reported. Sidewall blowout becomes significant when the fraction of exposed silicon on a particular etch pattern is extremely low, as shown in figure 3. When a SiO<sub>2</sub> hard mask with full edge coverage is used with a sparse pattern, the active etch area can be less than 0.015% of the wafer area. We hypothesize that this causes an extremely high etch rate by a comparable mechanism to the well-studied etch rate decrease from plasma loading. To mitigate this issue, we implement sacrificial etch regions on low density patterns to increase active etch area.

We analyze and compare smoothing etches with SF<sub>6</sub>/Ar, SF<sub>6</sub>/O<sub>2</sub>, and CF<sub>4</sub>/O<sub>2</sub> chemistries in an inductively coupled plasma etcher with parameters similar to previously published work (figure 4). SF<sub>6</sub>/Ar etches show a high etch rate of approximately 10 um/min, but surface morphology is worsened. A SF<sub>6</sub>/O<sub>2</sub> etch shows a lower etch rate of ~0.5 um/min and a significantly improved surface. CF<sub>4</sub>/O<sub>2</sub> based etches show a low rate around 60 nm/min and an excellent resultant surface morphology. Further, the studied CF<sub>4</sub>/O<sub>2</sub> etch preserves polished Si roughness (Ra) below 2 nm, allowing long etches to be used without concern for SiO<sub>2</sub> selectivity. With a wide process window and excellent smoothing characteristics, this CF<sub>4</sub>/O<sub>2</sub> etch is an ideal tool for TSV sidewall smoothing.

---

<sup>1</sup>J. A. Alfaro-Barrantes *et al.*, IEEE Electron Device Letters **41**, 1114 (2020).

<sup>2</sup>Z. Ren *et al.*, IEEE Electron Device Letters **46**, 175 (2025).




Figure 1: Proposed fabrication processes flow. 1) SiO<sub>2</sub> hard mask deposition. 2) Hard mask patterning. 3) DRIE and post smoothing. 4) Front side metallization. 5) Front side patterning. 6) Wafer thinning. 7) Back side metallization.




Figure 2: Select DRIE sidewall defects including 1) sidewall scalloping, 2) vertical mask erosion artifacts, and 3) sidewall blowout.




Figure 3: Via cross sections with active etch fractions of a) 0.014%, b) 0.49%, and c) >0.90% of wafer area.




Figure 4: Via sidewall surface after various etch chemistry: a) Pre-smoothing, b) SF<sub>6</sub>/Ar, c) SF<sub>6</sub>/O<sub>2</sub>, d) CF<sub>4</sub>/O<sub>2</sub>.

Part of this work was performed at nano@stanford RRID:SCR\_026695.